Regviz

Silicon Labs /Series0 /EFM32GG /EFM32GG390F512 /USB /HCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EFM32GG/EFM32GG390F512/USB/HCFG#0x0

31282724232019161512118743000000000000000000000000000000000000000000FSLSPCLKSEL0 (FSLSSUPP)FSLSSUPP0 (ENA32KHZS)ENA32KHZS0RESVALID0 (MODECHTIMEN)MODECHTIMEN

Description

Host Configuration Register

Fields

FSLSPCLKSEL

FS/LS PHY Clock Select

1 (DIV1): Internal PHY clock is running at 48 MHz (undivided).

2 (DIV8): Internal PHY clock is running at 6 MHz (48 MHz divided by 8).
FSLSSUPP

FS- and LS-Only Support
ENA32KHZS

Enable 32 KHz Suspend mode
RESVALID

Resume Validation Period
MODECHTIMEN

Mode Change Time

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data